Controlled synthesis of silicon nanocrystals into a thin SiO2 layer synthesized by stencil-masked ultra-low energy ion implantation by Dumas, C. et al.
Controlled synthesis of silicon nanocrystals into a thin SiO2 layer 
synthesized by stencil-masked ultra-low energy ion implantation 
Dumas C.a,b, Grisolia J.a, BenAssayag G.b, Bonafos C.b, Schamm S.b, Arbouet A.b, Paillard V.b, Van 
den Boogaart M.A.F.c, Brugger J.c, Normand P.d 
a LPCNO, INSA, 135 avenue de Rangueil, 31077 Toulouse, France, Jeremie.grisolia@insa-toulouse.fr 
b CEMES-CNRS, 29 rue Jeanne Marvig, 31055 Toulouse, France 
c Ecole Polytechnique Fédérale de Lausanne (EPFL), Laboratoire de Microsystèmes, CH-1015 Lausanne, Switzerland 
d Institute of Microelectronics, NCSR 'Demokritos', 15310 Aghia Praskevi, Greece 
 
Abstract 
We have synthesized Si Nps rich submicron 
area within a thin SiO2 layer using a new method 
called “stencil-masked ion implantation”. It consists 
in implanting silicon ions at ultra-low energy 
through windows (from 50nm to 2µm) opened in a 
stencil mask containing. After thermal annealing 
the implanted regions perfectly mimic the mask 
geometry. Energy-filtered transmission electron 
microscopy images and PL measurement reveal 
that smaller nanocrystals are formed near the edges 
of the implanted areas due to a dose edge effect.  
1. INTRODUCTION 
Nanocrystal (nc) based memory technology is one 
of the identified routes which fulfil the stringent 
requirements of non-volatile memory cell downscaling 
[1-3]. More devices exploiting new effects such as 
Coulomb blockade and quantized charging effects at 
room temperature [4-5] should be fabricated and MOS 
cells with nanometer-sized nanocrystals are good 
candidates if the number of Ncs is small [6-7]. It has 
been previously demonstrated that ultra low energy ion 
implantation (1keV) into an ultra thin SiO2 layer 
(7nm), followed by annealing can produce 2D arrays of 
Si ncs [8-9]. In order to control simultaneously the size, 
the number and the localization of synthesized ncs we 
propose in this work a new approach combining stencil 
lithography and ultra low energy ion implantation 
(“stencil mask ion implantation process”).  
2. EXPERIMENTAL DETAILS 
The stencil masks are fabricated using a 
combination of deep ultraviolet (DUV) exposure and a 
standard micro-electromechanical processing [10].  
 
They are made of four 500µm×500µm 
membranes bored with a window array defined on a 
DUV resist and then transferred into the SiN layer by 
anisotropic etching. The thickness of these SiN 
membranes ranges from 100nm to 500nm. The 
apertures made by DUV have a size varying from 
220nm to 4µm, and a pitch ranging from 1µm to 10µm.   
A 7nm thick dry silicon dioxide layer is 
thermally grown on an 8-in. p-type (100)-oriented Si 
wafer. The stencil mask is attached directly on the 
silica surface and maintained by double sided adhesive 
tape. The implantation dose and the ion energy are 
respectively 1x1016 Si+/cm2 and 1keV. After stencil 
mask removal the sample is annealed for various 
duration ranging from 30mn to 240mn, at 1050°C 
under N2 ambient. During the annealing process a 
phase separation between the excess silicon and the 
oxide occurs and ncs are formed.  
After annealing, the implanted areas are 
observed by Scanning Electron Microscope (SEM) 
using a Zeiss 1540XB CrossBeam. To extract the size, 
the density and the surface coverage on implanted and 
non-implanted regions Energy-Filtered Transmission-
Electron Microscopy (EFTEM) is performed. PL 
spectroscopy is used for optical studies. 
3. RESULTS AND DISCUSSION 
Figure 1a shows a SEM picture of the stencil 
mask containing micrometric patterns (5µm long, 
1.5µm wide with a 3µm pitch). Figure 1b is a SEM 
image of a sample implanted through the stencil mask. 
It clearly shows the Si implanted regions (dark areas) 
that reproduce the stencil mask patterns. These 
observations prove that implantation through a stencil 
 
Figure 1: SEM images (a) Stencil Mask (b) NCs area 
in locally implanted regions. 
mask creates nanocrystals in well-localized regions of 
the oxide.  
 
Figure 2: TEM plane view of an implanted area. 
EFTEM images shown in Figure 2 reveal three 
pertinent regions of an implanted pocket: (1) near the 
left edge, (2) in the upper part and (3) in the center. In 
region (1), ncs are generated only inside the implanted 
area. In region (2) and (3), a dense array of ncs was 
detected showing two morphology types: (a) a 
connected array of elongated particles of 2.1nm in 
length and with a surface density of 3.4x1012cm-2, 
corresponding to 11.3% in terms of surface coverage 
(region (3)) and (b) a dense array of isolated spherical 
particles (3.4nm in diameter), with a surface density of 
2x1012cm-2, i.e. 11.7% of surface coverage (region (2)). 
Edge effects are evidenced with smaller nanocrystals 
detected near the window edges which reduce the 
effective implanted dose and reduce the NC mean size. 
Fig. 3 shows a typical large scale PL image taken in 
large apertures (micron size) which was recorded using 
the 0.9 NA objectives and using a 0.2 micron step.  
A line drawn along the Y axis exhibits a succession of 
dark (i.e. weak PL intensity) and white (i.e. high PL 
 
Figure 3:  PL cartography of implanted/non implanted 
area. 
intensity) zones corresponding respectively to non-
implanted and Si implanted regions. This PL spectrum 
again proves that the Si ncs region mimics the mask 
pattern. The maximum PL intensity and the energy 
position of the implanted pockets are in good 
agreement with a previous study performed on 
implanted bare wafers [11].  
4.  CONCLUSIONS 
In conclusion, we have presented an original 
technique called “stencil masked ion implantation 
process” to synthesize a localized and controlled 
number of Si ncs by implanting silicon ions through 
apertures made in a stencil mask. SEM, EFTEM and 
PL reveal a perfect matching between the detected 
implanted areas and the stencil mask patterns. This 
number could be reduced to one for 30 nm windows in 
the stencil mask.  
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